2015-03-16 13:51:36 +00:00
|
|
|
|
|
|
|
#include <avr/io.h>
|
|
|
|
#include "backlight.h"
|
|
|
|
|
2015-05-07 19:34:46 +00:00
|
|
|
#define CHANNEL OCR1C
|
2015-03-16 13:51:36 +00:00
|
|
|
|
2015-05-16 01:57:29 +00:00
|
|
|
void backlight_init_ports()
|
2015-03-16 13:51:36 +00:00
|
|
|
{
|
2015-05-07 19:34:46 +00:00
|
|
|
|
2015-08-16 21:52:21 +00:00
|
|
|
Setup PB7 as output and output low.
|
|
|
|
DDRB |= (1<<7);
|
|
|
|
PORTB &= ~(1<<7);
|
2015-03-16 13:56:41 +00:00
|
|
|
|
2015-08-16 21:52:21 +00:00
|
|
|
// Use full 16-bit resolution.
|
|
|
|
ICR1 = 0xFFFF;
|
2015-03-16 13:51:36 +00:00
|
|
|
|
2015-08-16 21:52:21 +00:00
|
|
|
// I could write a wall of text here to explain... but TL;DW
|
|
|
|
// Go read the ATmega32u4 datasheet.
|
|
|
|
// And this: http://blog.saikoled.com/post/43165849837/secret-konami-cheat-code-to-high-resolution-pwm-on
|
2015-03-16 13:56:41 +00:00
|
|
|
|
2015-08-16 21:52:21 +00:00
|
|
|
// Pin PB7 = OCR1C (Timer 1, Channel C)
|
|
|
|
// Compare Output Mode = Clear on compare match, Channel C = COM1C1=1 COM1C0=0
|
|
|
|
// (i.e. start high, go low when counter matches.)
|
|
|
|
// WGM Mode 14 (Fast PWM) = WGM13=1 WGM12=1 WGM11=1 WGM10=0
|
|
|
|
// Clock Select = clk/1 (no prescaling) = CS12=0 CS11=0 CS10=1
|
2015-03-16 13:56:41 +00:00
|
|
|
|
2015-08-16 21:52:21 +00:00
|
|
|
TCCR1A = _BV(COM1C1) | _BV(WGM11); // = 0b00001010;
|
|
|
|
TCCR1B = _BV(WGM13) | _BV(WGM12) | _BV(CS10); // = 0b00011001;
|
2015-05-07 19:34:46 +00:00
|
|
|
|
|
|
|
backlight_init();
|
2015-03-16 13:51:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
void backlight_set(uint8_t level)
|
|
|
|
{
|
2015-08-16 21:52:21 +00:00
|
|
|
if ( level == 0 )
|
|
|
|
{
|
|
|
|
// Turn off PWM control on PB7, revert to output low.
|
|
|
|
TCCR1A &= ~(_BV(COM1C1));
|
|
|
|
// CHANNEL = level << OFFSET | 0x0FFF;
|
|
|
|
CHANNEL = ((1 << level) - 1);
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
// Turn on PWM control of PB7
|
|
|
|
TCCR1A |= _BV(COM1C1);
|
|
|
|
// CHANNEL = level << OFFSET | 0x0FFF;
|
|
|
|
CHANNEL = ((1 << level) - 1);
|
|
|
|
}
|
2015-05-07 19:34:46 +00:00
|
|
|
}
|